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Abstract— This paper describes a modular1 architecture based 
on the Dual Active Bridge (DAB) converter in input series, 
output parallel (ISOP) connection. The work is focused on the 
input voltage sharing to ensure a proper operation of each 
module by means of an active control of input and output 
voltages. A small signal model of the modular architecture is 
proposed and a decoupled control loops scheme is used to 
implement the control strategy. An experimental setup has been 
built in order to validate the model of the DAB converter in 
ISOP connection and the proposed control strategy, taking into 
account different operating conditions and constructive 
parameter values. 
I. INTRODUCTION 
Modular or multi-cell approach is being explored in the last 
years [1]-[7] as an alternative to increase the voltage and 
current levels handled by the power converters, increasing 
efficiency, reducing cost and enhancing output performance 
like output ripple [1]. The combination of series connection of 
the input ports and parallel connection of the output ports of 
the converter (Input Series-Output Parallel, ISOP) 
[2][4][5][6][8], enables high input voltage and high output 
current converters with optimized operation. Besides the 
technical advantages, the use of standard conversion cells to 
build different power converters for a wide range of 
specifications can lead to cost reduction by the effect of scale 
economies. 
Control in modular architectures becomes a key issue, since 
a proper voltage and current distribution among the modules 
must be ensured to achieve a safe and good operation 
[2][4][7][8]. In the case of ISOP connection, the input voltage 
and output current of each module must be kept within an 
acceptable range, being the ideal the same values for all the 
modules. Output voltage must be also regulated. Previous 
works have addressed the problem of control in ISOP 
configurations using different approaches. In [2] a combination 
of voltage and current loops is used to distribute input voltages 
in two modules; in [4] a charge control with an input voltage 
                                                          
1 Part of this paper has been presented at the 2014 IEEE Applied 
Power Electronics Conference and Exposition, Fort Worth TX 16-20 
March 2014 
feedforward in used to control two full-bridge converters 
sharing an input filter; in [7] a common duty ratio control is 
used to ensure equalized operation, averaging the control signal 
of different control loops; in [8] a decoupling technique to 
control independently many ISOP full-bridge modules is 
proposed. 
One of the topologies that can be suitable for a modular 
approach is the Dual Active Bridge (DAB) [9]-[26], especially 
for high voltage applications. The DAB converter has been 
used in high power [9][10][16][20][23][24][25] and medium 
power [11][12][13][14][15][17][21][26] applications. The 
DAB converter (Figure 1), is a bidirectional DC/DC converter 
based on two active bridges interfaced through a high-
frequency transformer (with a great influence of its leakage 
inductance), enabling power flow in both directions in case of 
active load. The simplest way to control this topology is 
switching each full bridge with a constant duty cycle of 50% to 
generate a high-frequency square-wave voltage at its 
transformer terminals (±vin, ±vo) [21][22]. Considering the 
presence of the leakage inductance of the transformer (with a 
controlled and known value), the two square waveforms can be 
properly phase-shifted. These two phase-shifted signals (v1 and 
v2) generate a voltage (vLk) across the leakage inductance (Lk) 
of the transformer and a certain current (iLk) flowing through it 
(Figure 1). This current is controlled by the phase-shift 
between the primary and secondary voltages of the transformer 
(v1 and v2). The sign of the phase-shift controls the direction of 
the power flow from one pair of terminals to the other, and 
bidirectional power transfer can be achieved. Power is 
delivered from the bridge which generates the leading square 
wave. 
 
Figure 1 Schematic of the DAB converter 
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This work is focused on the analysis of the ISOP 
connection of three DAB converters (Figure 2). The goal is the 
design of a control strategy to ensure a proper distribution of 
input voltages, despite differences in the constructive 
parameters of the modules, applying a decoupling technique 
[8]. The main contributions of this work are the small signal 
model of the DAB modular converter, the application of a 
decoupling technique and the experimental validation of the 
control strategy. 
 
Figure 2 DAB converters in input series output parallel connection 
The paper is organized as follows: in section II the steady 
state operation of the DAB converter is reviewed and the 
problem of the ISOP connection is introduced; in section III 
the small signal model of the modular DAB architecture is 
presented and the decoupled loops technique is applied to the 
model; in section IV experimental results are reported: steady 
state characterizations of the modular DAB architecture, small 
signal model verification and control strategy validation. 
II. STEADY STATE CHARACTERIZATION 
The basics operation principles and the key waveforms of 
the DAB converter have been presented in [22]. In the analysis 
presented in this reference, the DAB is controlled using the 
Phase-Shift Modulation (PSM) strategy. As the inductor 
voltage evokes the typical waveform of conventional PWM 
converters, the control parameter will be called duty cycle “d”. 
One of the major advantages of the DAB is the soft switching 
operation of all the devices at nominal conditions. However, 
when the power handled by the DAB is reduced, ZVS can be 
lost. When Vin=Vo/n, ZVS is theoretically obtained in all the 
operation range. Nevertheless, when Vin≠Vo/n, ZVS is not 
obtained in all the power range. Other possibilities different 
from PSM to control the DAB converter has been studied in 
other works [13]-[19] to improve ZVS range, light load 
behavior, etc. 
The average model of the converter can be represented by 
two current sources (Figure 3), one for the input current and 
another one for the output current. The equations of the 
average model of an ideal DAB converter ( 1), ( 2) and ( 3) 
were presented in [22], where 𝐼𝑜 is the output average current, 
𝐼𝑖𝑛 is the input average current (see Figure 1), T is half the 
switching period, D (duty cycle) is the normalized phase-shift 
between the switching signals of the input and the output 
bridges ([22]), n is the transformer turns ratio, Lk is the 
transformer leakage inductance, 𝑉𝑜 is the average output 
voltage, 𝑉𝑖𝑛 is the input voltage and R is the load resistance. 
Resistive load is considered in ( 3). 
 
Figure 3 Steady state model of a DAB converter 
 
𝐼𝑜 =
𝑇. 𝑉𝑖𝑛 . 𝐷. (1 − 𝐷)
𝐿𝑘. 𝑛
 
( 1) 
𝐼𝑖𝑛 =
𝑇. 𝑉𝑜. 𝐷. (1 − 𝐷)
𝐿𝑘. 𝑛
 
( 2) 
𝑉𝑜 =
𝑇. 𝑉𝑖𝑛. 𝐷. (1 − 𝐷)
𝐿𝑘 . 𝑛
𝑅 
( 3) 
Equation ( 2) indicates that the output voltage and the input 
current of a DAB are related by T, D, Lk and n. However, in an 
ISOP connection all the modules have identical output voltage 
and input current (Figure 2), so if the modules are not exactly 
identical and operating with the same D and T, there will be a 
difference between the total input current (Iin in Figure 2), 
defined by the connection of the modules, and the input current 
of each module (iin1, iin2, iin3). The current through the input 
capacitors will not be zero, starting a runaway process where 
only one module supports all the input voltage.  
In practice, even though those parameters are not equal, 
there is a proper steady state operation point, since the 
converters do not behave exactly like ideal current sources, but 
there is an equivalent output impedance. The distribution of the 
power processed by the different modules depends on the 
parasitic values of each converter, as in other multiconverter 
structures, e.g. interleaved multiphase converters.  
In a DAB modular converter there are two main advantages 
of achieving a uniform distribution of the input voltage among 
the modules (input voltage sharing). On one hand, the power 
processed by the different modules must be almost the same, in 
order to avoid oversizing the modules. On the other hand, ZVS 
must be ensured in many applications. As it has been 
previously said, the input voltage of each module can 
determine the achievement of ZVS, and a uniform distribution 
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of voltage ensures a wide operation range of all modules under 
soft switching conditions. Even if an unequal input voltage 
distribution were acceptable, it may yield a ZVS loss in some 
modules, as it is shown in Figure 4, where three DAB 
converters in ISOP connection have been simulated with 
different values of the inductance Lk. In Figure 4 (upper plot) 
the difference among the inductance values is ±0.16% and it 
generates a difference in the input voltage of 1%, having the 
same ZVS behavior for the three modules. In case of a 
difference of ±1.6%, differences among input voltages are 
around 10%, which can be an acceptable value. However, 
Figure 4 (lower plot) shows that ZVS is lost for one of the 
modules, with a deep impact over the system efficiency. 
 
Figure 4. Inductor current waveforms in a system with 3 DAB converters in 
ISOP connection considering two different values for the inductance 
mismatch 
III. DYNAMIC MODELING AND DECOUPLED 
CONTROL LOOPS 
Taking as starting point the average model of the DAB 
converter ( 1) and ( 2), the equations corresponding to the 
small signal model are ( 4) and ( 5) [21]. 
As one of the advantages of DAB converters is 
bidirectionality, two operation modes can be considered: 1) 
forward operation mode, where power goes from the side of 
series connected ports to the side of paralleled ports; 2) reverse 
operation mode, where power goes from paralleled ports to the 
side of series connected ports. 
The dynamics are different in case of an ideal voltage 
source when compared to the resistive load. However, although 
resistive load is assumed, the model and control strategy can be 
also applied when the load is not an ideal voltage source, but a 
voltage source with a series resistance, like a battery [22]. In 
this case the dynamics is determined by the series resistance of 
the voltage source. 
𝑖?̂? = 𝑔𝑜𝑣𝑖 · ?̂?𝑖𝑛 + 𝑔𝑜𝑑 · ?̂? 
𝑔𝑜𝑣𝑖 =
𝑉𝑜
𝑉𝑖𝑛 · 𝑅
;  𝑔𝑜𝑑 =
𝑉𝑜 · (1 − 2𝐷)
(1 − 𝐷) · 𝐷 · 𝑅
 
( 4) 
 
   𝑖̂𝑖𝑛 = 𝑔𝑖𝑣𝑜 · ?̂?𝑜 + 𝑔𝑖𝑑 · ?̂?; 
         𝑔𝑖𝑣𝑜 =
𝑉𝑜
𝑉𝑖𝑛 · 𝑅
;  𝑔𝑖𝑑 =
𝑉𝑜
𝑉𝑖𝑛
𝑔𝑜𝑑 
( 5) 
 
Figure 5 Average model circuit for DAB in ISOP connection. 
A. Small signal model of DAB in ISOP connection (forward 
operation) 
The small signal model of the DAB converters in ISOP 
connection is based on the small signal computations over the 
averaged model of Figure 5. The assumptions considered for 
this model are the following [27]: 
 All the modules have the same values of Lk, n, T, and input 
capacitors (Ci1 = Ci2 = Ci3 = Ci).  
 All the modules have a DC average value equal to 1/3 of the 
input voltage (𝑉𝑖𝑛1 = 𝑉𝑖𝑛2 = 𝑉𝑖𝑛3 =
𝑉𝑖𝑛
3
); 
 All the modules have exactly the same duty cycle (𝐷1 =
𝐷2 = 𝐷3 = 𝐷) in the operating point, though different 
perturbations ( ?̂?1 ≠ ?̂?2 ≠  ?̂?3) are considered. 
The main equations of this model are summarized in ( 6) 
and ( 7), where the perturbation of the input voltage of a given 
module and the perturbation of the output voltage are obtained 
from the perturbations of the duty cycle of each module, 
respectively. Coefficients 𝑔𝑜𝑑 and 𝑔𝑖𝑑 are calculated from 
expressions ( 4) and ( 5), where 𝑉𝑖𝑛 is the total input voltage 
and 𝑉𝑜 is the output voltage. 
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?̂?𝑖𝑛𝑗 =
1
𝐶𝑖 . 𝑠
. 𝑔𝑖𝑑 · (
1
3
· (?̂?1 + ?̂?2 + ?̂?3) − ?̂?𝑗)   
( 6) 
?̂?𝑜 =
𝑅
𝑅𝐶𝑜𝑠 + 1
.
𝑔𝑜𝑑
3
. (?̂?1 + ?̂?2 + ?̂?3) 
= 𝐺𝑣𝑑(𝑠). (?̂?1 + ?̂?2 + ?̂?3) 
( 7) 
 
Figure 6 Bode plot of the Gvd obtained by calculation and through simulation  
  
Figure 7 Bode plot of the ?̂?𝒊𝒏𝟏/?̂?𝟏 obtained by calculation and through 
simulation (simulation with PSIM) 
The model has been validated by means of simulations 
using PSIM. The main values of the circuit parameters are: 
total input voltage Vin=48 V, load resistance R=220Ω, 
switching frequency fsw=100 kHz, inductance Lk=6µH, and 
transformer turns ratio n=8. The comparison of the theoretical 
and the simulated output voltage to duty cycle is shown in 
Figure 6, while Figure 7 shows the input voltage to duty cycle 
transfer function. They exhibit a good agreement, but the phase 
of the simulated circuit is lower than the theoretical one at high 
frequencies. This is due to the time delay introduced by the 
modulator in the simulated circuit, which was not taken into 
account in the theoretical one. 
B. Decoupled control loops 
Differences in the input voltage of each module in steady 
state can appear when using a single control compensator for 
all the modules. In order to achieve a uniform distribution of 
input voltages, several strategies can be considered. One of 
them is to use (K-1) control loops for the input voltages and an 
additional control loop for the output voltage, being K the 
number of modules. For the sake of simplicity, only three 
modules are considered in the calculations. The presented 
procedure can be easily extended to a higher number of 
converters. 
Therefore, in the case of three modules, the controlled 
quantities are vin1, vin2 and vo (Figure 5), while the control 
variables are the duty cycles d1, d2 and d3. Expressions ( 8) and 
( 9) relate the controlled quantities with the control variables in 
the case of three modules, resulting in a MIMO (multiple input, 
multiple output) system.  
[
?̂?𝑖𝑛1
?̂?𝑖𝑛2
?̂?𝑜
] = [
−2𝐴(𝑠) 𝐴(𝑠) 𝐴(𝑠)
𝐴(𝑠) −2𝐴(𝑠) 𝐴(𝑠)
𝐺𝑣𝑑(𝑠) 𝐺𝑣𝑑(𝑠) 𝐺𝑣𝑑(𝑠)
] [
?̂?1
?̂?2
?̂?3
] = 𝐻(𝑠) [
?̂?1
?̂?2
?̂?3
] 
( 8) 
𝐴(𝑠) =
1
3𝐶𝑖 . 𝑠
𝑔𝑖𝑑 
( 9) 
The controlled quantities and control variables are very 
interdependent, and the conventional SISO (single input, single 
output) approach cannot be applied in this form. However, 
applying the control strategy shown in [8], the system can be 
manipulated in order to obtain three SISO systems. 
The main idea is to define a new set of control variables 
(x1, x2 and x3, ( 11)) in such a way that the overall system can 
be represented as three independent SISO systems. The 
strategy is to decompose the original matrix H(s) as the product 
of two matrices, one of them diagonal. In ( 10) a desired 
diagonal matrix D(s) is proposed for this particular case. Note 
that each element of the diagonal of D(s) is a common factor of 
the corresponding row of the matrix H(s) in ( 8).  
𝐻(𝑠) = 𝐷(𝑠)𝑌(𝑠) = [
3𝐴(𝑠) 0 0
0 3𝐴(𝑠) 0
0 0 3𝐺𝑣𝑑(𝑠)
] 𝑌(𝑠) ( 10) 
Expressions ( 8) and ( 10) can be manipulated in order to 
obtain a diagonal matrix that relies the controlled quantities 
(vin1, vin2 and vo) with a new set of control variables (x1, x2 and 
x3), as shown in ( 11). 
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[
?̂?𝑖𝑛1
?̂?𝑖𝑛2
?̂?𝑜
] = [
3𝐴(𝑠) 0 0
0 3𝐴(𝑠) 0
0 0 3𝐺𝑣𝑑(𝑠)
] · [
?̂?1
?̂?2
?̂?3
] 
( 11) 
Expression ( 11) is very attractive for control loop 
calculations, since each controlled quantity depends only on a 
single control variable, and each control variable affects only 
to a single controlled quantity. However, a way to recover d1, 
d2 and d3 from the new set of control variables is required to 
implement physically the controller. 
The relationship between the actual duty cycles and the 
new set of control variables is given in ( 12) and ( 13) 
[
?̂?1
?̂?2
?̂?3
] = 𝑌(𝑠) [
?̂?1
?̂?2
?̂?3
] 
( 12) 
𝑌−1(𝑠) = [
−1 0 1
0 −1 1
1 1 1
] 
( 13) 
Finally the true control variables d1, d2 and d3 can be 
calculated from x1, x2, and x3, according with ( 14). 
[
?̂?1
?̂?2
?̂?3
] = 𝑌−1(𝑠) · [
?̂?1
?̂?2
?̂?3
] = [
−?̂?1 + ?̂?3
−?̂?2 + ?̂?3
?̂?1 + ?̂?2 + ?̂?3
] ( 14) 
Once the relationship among the control variables and 
controlled quantities has been established in ( 11) and ( 14), the 
block diagram of the control system can be presented. Figure 8 
shows the control loops considering the new control variables 
(x1, x2, and x3). Each of the three independent control loops is 
composed by the plant transfer function, 3 · 𝐴(𝑠) and 3 ·
𝐺𝑣𝑑(𝑠), and the compensator transfer function 𝐶1(𝑠) and 𝐶3(𝑠) 
respectively. The compensator selection and design can be 
done using standard design techniques for SISO systems 
considering the additional gains (sensor and modulator). In this 
case PI compensators have been used (see section IV-C).  
The output signals of the controllers in Figure 8 are the 
fictitious control variables x1, x2, and x3. Additional blocks 
must be added in the implemented control to recover the 
signals to be applied to the actual converters (d1, d2, and d3), as 
shown in Figure 9. 
An ideal model of the converters has been considered in the 
described decoupling procedure. However, the method can be 
applied using real models (e.g. measured frequency responses) 
if two conditions are met: 
Condition 1: The output voltage must have the same 
dependence on all duty cycles (dj) (as in( 7)). Considering the 
case of three modules ( 15): 
?̂?𝑜
?̂?1
|
?̂?2=0
?̂?3=0
=
?̂?𝑜
?̂?2
|
?̂?1=0
?̂?3=0
=
?̂?𝑜
?̂?3
|
?̂?1=0
?̂?2=0
 ( 15) 
Condition 2: The transfer function of the input voltage of 
one module respect its own duty cycle must be 
proportional to the transfer function of the input 
voltage of the same module respect the rest of duty 
cycles (as in expression ( 6)). Considering the case of 
three modules ( 16): 
?̂?𝑖𝑛1
?̂?1
|
?̂?2=0
?̂?3=0
= 𝑀 ·
?̂?𝑖𝑛1
?̂?2
|
?̂?1=0
?̂?3=0
= 𝑀 ·
?̂?𝑖𝑛1
?̂?3
|
?̂?1=0
?̂?2=0
 ( 16) 
where M must be a constant, being in this particular case  
M=-1/2. 
With these conditions, the transition matrix Y(s) results in a 
constant coefficient matrix, as described above. Otherwise the 
transition matrix Y(s) would include transfer functions, and the 
control scheme of Figure 9 would imply additional transfer 
functions in the recovery calculations of control variables dj 
from xj. 
   
Figure 8 Block diagram considered for the calculations of the compensators 
   
Figure 9 Block diagram considered for the implementation of the controllers 
C. Effect of input capacitor mismatch 
If one of the input capacitors has a different value, output 
voltage is not affected, but only input voltage transfer function. 
Based on the circuit of Figure 5, it can be derived that the input 
voltage transfer functions are ( 17) and ( 18), assuming that the 
input capacitance of module 1 is 𝐶𝑖1 = 𝛼 · 𝐶𝑖, and the other 
modules have an input capacitance of 𝐶𝑖. The relationship 
among (d1, d2, and d3) and (x1, x2, and x3) is the same that in ( 
x1
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14). The output transfer function 𝐺𝑣𝑑 is not affected by this 
variation. 
?̂?𝑖𝑛1 =
𝑔𝑖𝑑
(1 + 2𝛼)𝐶𝑖  𝑠 
((?̂?2 + ?̂?3) − 2?̂?1) =
=
3
(1 + 2𝛼)
3𝐴(𝑠) · 𝑥1   
( 17) 
?̂?𝑖𝑛2 =
𝑔𝑖𝑑
(1 + 2𝛼)𝐶𝑖  𝑠 
((?̂?1 + 𝛼?̂?3) − (1 + 𝛼)?̂?2) = 
= 3𝐴(𝑠)𝑥2 +
(𝛼 − 1)
3
?̂?𝑖𝑛1  
( 18) 
If ( 12)-( 14) are applied, the input voltage control loops 
can be represented as Figure 10. The control loop of input 
voltage 1, ?̂?𝑖𝑛1, is affected only by a gain equal to 3/(1+2α). 
The control loop of input voltage 2, ?̂?𝑖𝑛2, is the same than in 
the ideal case, but with a coupling term depending on ?̂?𝑖𝑛1. 
This term can be considered as a perturbation that is rejected 
by the control loop. For α=1.2, which corresponds to a 
tolerance of 20%, the cross over frequency of ?̂?𝑖𝑛1 loop 
changes by a factor of 0.88 and the coupling term in the control 
loop of ?̂?𝑖𝑛2 is 0.067 times ?̂?𝑖𝑛1. Therefore, the effect of input 
capacitor tolerance has not a great impact in the control 
scheme. 
 
 
Figure 10. Input voltage control loops considering a mismatch on input 
capacitors value 
D. Reverse (bidirectional) operation mode 
The reverse operation of the proposed modular DAB 
converter corresponds to an IPOS (input parallel-output series) 
connection. The average model of this configuration is 
depicted in Figure 11.  
The control strategy for this configuration is based on 
controlling the total output voltage vo and the output voltage of 
(K-1) modules. In the case of three modules, the controlled 
quantities are vo1, vo2 and vo. 
As the input ports of every converter are connected to an 
ideal voltage source, there is no interaction among them.  
 
Figure 11 Bidirectional behavior of the DAB modular converter: IPOS model 
Therefore, the interest is focused in the analysis of the 
series connected ports side. 
The values of the dependent current sources in the 
secondary side are ( 19) and ( 20). 
𝑖̂𝑜1 = 𝑔𝑜𝑑?̂?1;  𝑖̂𝑜2 = 𝑔𝑜𝑑?̂?2; 𝑖̂𝑜3 = 𝑔𝑜𝑑?̂?3 ( 19) 
𝑔𝑜𝑑 =
𝑇𝑉𝑖𝑛
𝐿𝑘𝑛
(1 − 2𝐷) ( 20) 
Expression ( 21) relates the current and voltages at the 
output node of each converter. 
𝑖̂𝑜1 = 𝑖̂𝑜 + 𝑖̂𝑐1 
?̂?𝑜1𝐶𝑖𝑠 = 𝑖̂𝑐1 
( 21) 
Adding the equations of the three modules, the perturbation 
of the output current is obtained in ( 22): 
3𝑖?̂? = 𝑔𝑜𝑑(?̂?1 + ?̂?2 + ?̂?3) − ?̂?𝑜𝐶𝑖𝑠 ( 22) 
Considering the relationship between the output voltage vo 
and the output current io perturbation ( 23), the output current is 
obtained in ( 24). 
3𝑖̂𝑜 = 𝑔𝑜𝑑(?̂?1 + ?̂?2 + ?̂?3) − 𝑖̂𝑜𝑅𝐶𝑖𝑠 ( 23) 
𝑖?̂? =
𝑔𝑜𝑑
(3 + 𝑅𝐶𝑖𝑠)
(?̂?1 + ?̂?2 + ?̂?3) ( 24) 
For the converter 1, the output voltage perturbation is 
expressed in ( 25) and ( 26). 
?̂?𝑜1 = (𝑖̂𝑜1 − 𝑖?̂?) ·
1
𝐶𝑖𝑠
 ( 25) 
?̂?𝑜1 =
𝑔𝑜𝑑
𝐶𝑖𝑠
· ?̂?1 −
𝑔𝑜𝑑
𝐶𝑖𝑠
·
1
(3 + 𝑅𝐶𝑖𝑠)
(?̂?1 + ?̂?2 + ?̂?3) ( 26) 
The total output voltage perturbation is: 
x1
vin13·A(s)C1(s)
vin/3
x2 vin2
3·A(s)C1(s)
vin/3
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-
-
++
vin1
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?̂?𝑜 =
𝑔𝑜𝑑𝑅
(3 + 𝑅𝐶𝑖𝑠)
· (?̂?1 + ?̂?2 + ?̂?3)
= 𝐺𝑣𝑑2(𝑠)(?̂?1 + ?̂?2 + ?̂?3) 
( 27) 
Therefore, the model of the modular converter in IPOS 
connection is expressed in ( 28) and ( 29). 
[
?̂?𝑜1
?̂?𝑜2
?̂?𝑜
] = [
𝐴2(𝑠) 𝐴2(𝑠)𝐴3(𝑠) 𝐴2(𝑠)𝐴3(𝑠)
𝐴2(𝑠)𝐴3(𝑠) 𝐴2(𝑠) 𝐴2(𝑠)𝐴3(𝑠)
𝐺𝑣𝑑2(𝑠) 𝐺𝑣𝑑2(𝑠) 𝐺𝑣𝑑2(𝑠)
] [
?̂?1
?̂?2
?̂?3
]
= 𝐻2(𝑠) [
?̂?1
?̂?2
?̂?3
] 
( 28) 
𝐴2(𝑠) =
𝑔𝑜𝑑
𝐶𝑖𝑠  
·
2 + 𝑅𝐶𝑖𝑠
3 + 𝑅𝐶𝑖𝑠
;   𝐴3(𝑠) =
−1
2 + 𝑅𝐶𝑖𝑠
 ( 29) 
 
 
Figure 12 Bode plot of the ?̂?𝒐/?̂?𝟏 obtained by calculation and through 
simulation (simulation with PSIM) 
Comparison between theoretical and simulation results are 
shown in Figure 12, Figure 13 and Figure 14. In this case the 
decoupling strategy cannot be strictly applied like in the case 
of ISOP configuration, since condition II ( 16) is not met. 
However, the analysis of A3(s) in ( 29) can provide design 
criteria. If the frequency range considered for the control 
design is lower than the frequency of the pole of A3(s), this 
term can be considered as a constant ( 30) and then the control 
strategy proposed in the previous section can be applied.  
𝐴3(𝑠) ≈
−1
2
 𝑖𝑓 𝑠 = 𝑗𝜔 𝑎𝑛𝑑 𝜔 ≪
2
𝑅𝐶𝑖
 ( 30) 
 
Figure 13 Bode plot of the ?̂?𝐨𝟏/?̂?𝟏 obtained by calculation and through 
simulation (simulation with PSIM: dashed line; theoretical: solid line) 
 
Figure 14 Bode plot of the ?̂?𝒐𝟐/?̂?𝟏 obtained by calculation and through 
simulation (simulation with PSIM) 
IV. EXPERIMENTAL RESULTS 
A modular DAB converter with 3 modules has been 
designed and built in order to test the control approach 
presented in this paper. The main characteristics of the modular 
converter are summarized in Table 1, and the experimental 
setup is shown in Figure 15. The control stage has been 
implemented with an FPGA and three ADC (analog to digital 
converters), and it includes a modulator for each module 
(generation of control pulses) and compensators, allowing open 
loop or closed loop operation. The use of an FPGA is justified 
in this case by the high number of control signals to be 
generated. Although the control can be implemented with 
analog circuitry, the FPGA provides flexibility for prototype 
testing. 
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Figure 15 Picture of the experimental prototype of three DAB converter in 
ISOP connection 
A. Input voltage mismatch illustration (open loop operation) 
In order to illustrate the influence of different parameters in 
the input voltage distribution for the DAB with ISOP 
connection, the measured input voltage distribution in steady 
state is shown in Figure 16 and Figure 17. These results 
correspond to the actual prototype where components are 
intended to be equal among the modules (leakage inductance, 
transformation ratio, effective duty cycle, etc), but their actual 
values exhibit some dispersion due to the tolerance of 
components.  
 
 
 
 
Figure 16 Input voltage distribution in an actual prototype with 3 modules. a) 
All duty cycles have the same value b) Increasing of duty cycle has been 
applied in module 2. c) Duty cycle distribution is modified to compensate 
module differences.  
The plot in Figure 16 represents the input voltage of each 
module (vin1, vin2 and vin3) normalized to the ideal value (one 
third of the total input voltage) versus the total input voltage, 
with R=80 Ω. In Figure 16a) the three duty cycles D1, D2 and 
D3 have been set to the same value. Note that the higher the 
input voltage, the higher the relative difference in the input 
voltage. However, the trend is to achieve a constant relative 
difference although the total input voltage increases. In Figure 
16b) a slight variation of the duty cycle of one module has 
been applied in order to compensate the deviation from the 
average of the input voltages. In this case, D1 has been 
changed to compensate the dispersion of other values (leakage 
inductance, transformer voltage ratio, etc.) 
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Table 1 Characteristics of the modular converter 
Nominal Total input 
voltageVin 
100 V 
Nominal output 
voltage Vo 
250 V 
Input capacitance 
(per module) 
490 uF 
Output capacitance 
(per module) 
1.5 uF 
Inductance Lk 
3.6 µH 
(nominal) 
Load minimum 
resistance R 
67 Ω 
Switching frequency 100 kHz Transformation ratio n 
1:7 
(nominal) 
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Figure 17 Input voltage distribution in an actual prototype with 3 modules. All 
modules have the same duty cycle D=0.2. a) An additional leakage inductance 
equals to 10,2 % of the nominal value has been added in module 2. b) An 
additional leakage inductance equals to 18.6% has been added in module 2. 
The influence of the leakage inductance is illustrated in 
Figure 17. The leakage inductance of module 2, which in the 
implemented prototype is an additional physical component, 
has been increased by adding a new ferrite core to the wire that 
connects the inductor to the PCB. If an additional leakage 
inductance of 10.2% of the nominal value is added in module 
2, the input voltage distribution changes (Figure 17a)), 
compared to the initial situation (Figure 16a)). Module 2 has 
now the higher voltage of the three modules in all the input 
voltage range, and the difference among the input voltages is 
higher: +19.4%, -13.4%. If an additional leakage inductance 
equals to 18.6% of the nominal value is added to module 2, 
Figure 17b), the input voltage distribution has the same trend: 
module 2 has the higher input voltage (+44.1%) while module 
3 is lower voltage (-24.5%). 
These experiments illustrate the issue of voltage 
distribution in series connected DAB converters. Since the 
input voltage distribution depends on the random dispersion of 
the value of some elements, control loops over the input 
voltages should be used to ensure a proper input voltage 
sharing. 
B. Verification of the model 
In order to assess the applicability of the described control 
strategy to an actual prototype, frequency response of the DAB 
converters in ISOP connection (forward operation mode) has 
been measured with a frequency response analyzer (FRA). The 
prototype of Figure 15 is controlled by the FPGA in open loop. 
Control pulses for modules 2 and 3 are generated with a fixed 
duty cycle, while the duty cycle of module 1 is perturbed by 
adding the signal generated by the FRA oscillator to an offset 
voltage.  
Output voltage to duty cycle response (?̂?𝑜/?̂?1) is shown in 
Figure 18. This response is a first order system with an 
additional delay (phase loss) due to the modulator. The 
measurement result has been corrected taking into account the 
attenuation of the probes, the gain introduced by the ADC and 
modulator (58 dB of overall attenuation). A time delay equal to 
5 µs has been taken into account in the model computation. 
Measurements agree with the model over a wide frequency 
range. 
    
Figure 18 Frequency response of the actual prototype. Output voltage to duty 
cycle transfer function. 
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Figure 19 Input voltage to duty cycle transfer functions. 
Moreover, variations of the input voltages of each module 
have also been measured, with the same setup. In this case the 
focus is on the transfer function of the input voltage to duty 
cycle (?̂?𝑖𝑛/?̂?1). The described control approach assumes that 
the transfer function of input voltage to its own duty cycle must 
be proportional to the transfer function of input voltage to other 
duty cycle ( 16). In order to validate this condition, duty cycle 
of module 1 has been perturbed. Figure 19 shows the 
amplitude and phase plot of the transfer function, where a 
constant difference of 6 dB in magnitude and 180º in phase is 
obtained in a relatively wide frequency range (up to 5 kHz) and 
therefore the decoupling loop technique can be applied. In this 
case, it is more important the relative difference among the 
input voltage transfer functions than the perfect match with the 
theoretical model. Transfer functions have been measured for a 
total input voltage of 100 V, R=80 Ω, and nominal D equal to 
0.2. 
C. Proposed control strategy validation (closed loop 
operation) 
In this paper, experimental verification of the proposed 
control strategy applied to the modular DAB converter is 
reported. 
PI controllers have been used as compensator (C1(s) and 
C3(s) in Figure 8 and Figure 9). They have been described in 
VHDL and adjusted specifically for this experimental setup. 
The control law has been implemented by the difference 
equation ( 31). 
𝑥𝑘 = 𝐺𝑒 · 𝑒𝑘 + 𝐺𝑒1 · 𝑒𝑘−1 + 𝑥𝑘−1 ( 31) 
Where 𝑒𝑘 and 𝑒𝑘−1 are the samples of the error signal, and 
𝑥𝑘−1  is the last value of the control signal. Ge and Ge-1 are the 
coefficients of the compensator. For the input voltage control 
loops, Ge=0.06097412109375 and Ge1=-0.060958 with 
sampling period of 5 µs and overall constants (ADC, 
modulator and sensor) K=0.0045. In the case of the output 
voltage control loop, Ge=0.6181640625 and Ge1=-
0.58984375, with the same sampling period and overall 
constants Ko=5.0967e-4. Compensators have been adjusted to 
obtain a cross over frequency equal to 4 Hz for the input 
voltage control loops and 200 Hz for the output voltage control 
loop. 
In order to show the suitability of the control strategy, 
intentional mismatch among the modules has been induced, 
modifying the leakage inductance in module 2, as explained 
before. This causes a difference among the modules in such a 
way that with identical duty cycles the conversion ratio for 
each module is different, and then the input voltage distribution 
is not uniform This distribution should be uniform using the 
proposed control strategy. 
Results corresponding to an output power value of 950 W 
are presented in Figure 20. In Figure 20a) the input voltages 
with no additional component in the modules are shown. Only 
the output voltage is controlled and all modules receive the 
same control signal. In this case, the maximum difference is 
found at the lower input voltage. While module 1 has 117.5% 
of the ideal input voltage, module 2 has 84.7% of the ideal 
input voltage. 
The results with an additional inductance (370 nH, i.e., 
10.2% the nominal value) in module 2 are shown in Figure 
20b). In this case, the difference becomes higher: module 2 has 
154.5% of the ideal input voltage and module 3 has only 
64.7% of the ideal input voltage. 
The results obtained using the proposed control approach 
with additional control loop for vin are shown in Figure 20c). In 
this case, module 2 has also an additional leakage inductance 
equal to 370 nH. The maximum relative difference is 5.3% for 
module 3. Additional tests for a lower power and a higher 
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additional inductance shows also a good distribution of the 
input voltages, with a relative difference lower than +-2%. 
  
 
   
Figure 20 Input voltage distribution for single control loop of the output 
voltage (Only Vo control) and the proposed control strategy (Vin, Vo control 
loops). a) No modification on the modules, control of Vo. b) Additional Lk in 
module 2, control of Vo. c) Proposed control strategy (control of Vin and Vo) 
with additional Lk in module 2. 
Loop gains have been measured, in order to compare with 
expected theoretical predictions. In Figure 21 the measured 
open loop gains are shown for Vin=100V, Vo=250V and 
R=67Ω. The theoretical response has been obtained using the 
model measurements and the theoretical compensator 
response. Note that measurements have been taken with the 
three control loops in operation. The low frequency response is 
difficult to measure due to the limitation of the injection 
transformer used in the measurement setup. In the range where 
the measurement is valid, expected results match the 
experimental data. 
 
 
Figure 21 Measured vs. theoretical open loop gain for input voltage loop (a 
and b) and for output voltage loop (c and d) 
   
0.60
0.80
1.00
1.20
1.40
1.60
70 80 90 100 110 120
N
o
rm
al
iz
ed
 M
o
d
u
le
 In
p
u
t 
V
o
lt
ag
e
Total Input Voltage Vin
(a) Only Vo control loop NO additional Lk
P=950 W
Vin1 Vin2 Vin3
0.60
0.80
1.00
1.20
1.40
1.60
70 90 110
N
o
rm
al
iz
ed
 M
o
d
u
le
 In
p
u
t 
V
o
lt
ag
e
Total Input Voltage Vin
(b) Only Vo control loop 
P=950 W Additional Lk=370 nH
Vin1 Vin2 Vin3
0.60
0.80
1.00
1.20
1.40
1.60
70 90 110
N
o
rm
al
iz
e
d
 M
o
d
u
le
 In
p
u
t 
V
o
lt
ag
e
Total Input Voltage Vin
(c)         Vin, Vo control loops 
P=950 W Additional Lk=370 nH
Vin1 Vin2 Vin3
-100
-80
-60
-40
-20
0
10 100 1000 10000
(a) Input voltage control loop: Open Loop Gain (magnitude)
Measured OLG Measured Gvi, theoretical compensator
-270
-240
-210
-180
-150
-120
-90
-60
-30
0
10 100 1000 10000
(b) Input voltage control loop: Open Loop Gain (phase)
Measured OLG Measured Gvi, theoretical compensator
-60
-40
-20
0
20
40
10 100 1000 10000
(c) Output voltage control loop: Open Loop Gain (magnitude)
Measured OLG Measured Gvd, theoretical compensator
-270
-240
-210
-180
-150
-120
-90
-60
-30
0
30
60
90
10 100 1000 10000
(d) Output voltage control loop: Open Loop Gain (phase)
Measured OLG Measured Gvd, theoretical compensator
0093-9994 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIA.2016.2527723, IEEE
Transactions on Industry Applications
 
(a) 
 
(b) 
Figure 22 Waveforms of inductor currents (ILk) with an additional leakage 
inductance in one module. a) Only the output voltage is controlled and all 
module share the same duty cycle. b) Proposed control loop strategy. Channel 
1: ILk Module 1, Channel 2: ILk Module 2, Channel 3: ILk Module 3 and 
Channel 4: output voltage ´ 
In order to illustrate one of the effects of non-uniform 
voltage distribution two tests have been carried out in the 
following conditions: the input voltage is 80 V, the output 
voltage is 250 V, the output power is 800 W and module 2 has 
an additional leakage inductance of 670 nH.  
In the first test, controlling only the output voltage and 
applying the same duty cycle to all modules, a non uniform 
distribution of the input voltages is obtained (Vin1=14.88 V, 
Vin2=50.6 V and Vin3=14.68 V) as expected. The waveforms 
of the current through the leakage inductance are shown in 
Figure 22a), where module 1 and module 3 are near from 
losing the ZVS condition[22], due to the values of the inductor 
current in the switching instant . 
In the second test the proposed control strategy is applied to 
the three modules, obtaining a more uniform input voltage 
distribution (Vin1=26.6 V, Vin2=26.3 V and Vin3=27.04 V). 
In this case, the waveforms of current through the leakage 
inductance (Figure 22b)) are similar. In this case the ZVS 
condition is clearly met for all modules. 
V. CONCLUSIONS 
A modular architecture based on DAB converters in ISOP 
connection has been studied in this paper. One of the main 
concerns in ISOP modular architectures is a proper input 
voltage sharing among the DAB modules, since small 
differences among each module can result in large differences 
in the input voltages distribution. Therefore, the control 
strategy must ensure a proper distribution of input voltages in 
order to: 1) ensure that all the modules process the same power 
and it is not necessary to overrate them; 2) guarantee ZVS 
condition of each module in a wide range of operation 
(especially in the case of DAB modules using PSM).  
A small signal model of the modular DAB converter has 
been derived from the model of a single module. Considering 
the modular converter from an external point of view, it 
behaves like a single converter controlled by the addition of the 
control signal of all modules. However, from an internal point 
of view, the input voltage of each converter depends in a 
different way on its own control signal that on the rest of 
control signals. Therefore, the regulation of the input voltages 
and output voltage depends on all duty cycles at the same time. 
In order to decouple the control loop, a classical control 
scheme oriented to the ISOP architecture has been applied to 
control the output voltage and the input voltages. Applying a 
technique of decoupling control loops, based on combining the 
output signal of the compensators, a much simpler control 
scheme is obtained. 
The proposal has been tested on a laboratory prototype. The 
model of the modular system has been validated by measuring 
the small-signal functions while operating open-loop. Then the 
proposed control strategy has been implemented and tested. On 
one hand, open loop gains have been measured. On the other 
hand, steady state measurements have been performed varying 
the total input voltage, considering different load levels and 
modifying the leakage inductance of one module to illustrate 
the component value dispersion. The results show that the 
distribution of the input voltages is uniform for various 
operating conditions and for different values of the 
constructive parameters of the modules. 
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